PlasticNet+

Extending multi-FPGA interconnect architecture via Gigabit transceivers

Conference paper (2021)

Authors

Carlos Salazar-García Instituto Tecnologico de Costa Rica

Carlos Salazar-Garcia Instituto Tecnologico de Costa Rica

Ronny Garcia-Ramirez Instituto Tecnologico de Costa Rica

Renato Rímolo-Donadío Instituto Tecnologico de Costa Rica

C. Strydis Erasmus MC

C Strydis Erasmus MC

Christos Strydis Erasmus MC

Alfonso Chacón-Rodríguez Instituto Tecnologico de Costa Rica

Alfonso Chacon-Rodriguez Instituto Tecnologico de Costa Rica

Affiliation

External organisation

HLS Custom FPGA networks AXI4 Inter-FPGA communication Interconnect architecture Multi-FPGA distributed processing

To reference this document use:

http://resolver.tudelft.nl/uuid:9b55b01c-e711-49e5-9c08-eeb4103f8af6

More Info

expand_more

Published Date

2021

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Affiliation

External organisation

Abstract

This paper addresses the communication challenges posed in multi-FPGA systems, by improving a custom FPGA interconnect architecture via the high-speed transceivers available in modern FPGA development boards. The proposed network interconnection, built upon the PlasticNet architecture, is evaluated using the high-speed serial transceiver in Zynq ZC706 FPGA boards. Results show a best-case latency of only 300 ns, demonstrating equivalent results in terms of latency on a par with the known BlueLink framework, but with the plus of having total re-configurability across the different layers of its network interconnection model. This makes the current proposal a competitive option for the development of distributed, heterogeneous multi-FPGA processing systems.