FPGA based IF digital receiver for the PARSAX - polarimetric agile radar

Conference paper (2010)

Authors

Z Wang International Research Centre for Telecommunication and Radar

O.A. Krasnov International Research Centre for Telecommunication and Radar

L.P. Ligthart Microwave Technology and Systems for Radar

W.F. van der Zwan Microwave Technology and Systems for Radar

Research Group

International Research Centre for Telecommunication and Radar

To reference this document use:

http://resolver.tudelft.nl/uuid:ae591a18-3b8d-4eb5-967a-9079b6a32f0e

More Info

expand_more

Published Date

2010

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Research Group

International Research Centre for Telecommunication and Radar

Abstract

An FPGA-based digital receiver has been developed to perform real-time processing for the PARSAX radar. It is a fully polarimetric FMCW radar with dual-orthogonal sounding signals, which has the possibility to measure all elements of the radar targets polarization scattering matrix simultaneously, in one sweep. This paper presents the design principles including the range profile interpretation, optimal parameters selection and processing gain analysis. A novel parallel deramping processing architecture suitable for FPGA implementation is introduced; the overall digital de-ramping processing has been implemented in one chip of FPGA and verified by experimental results.